





**P-Code: U99098-0**


[illegible][illegible]

			
Title			
<b>BOM &amp; PCB HISTORY</b>			
Size	Document Number		Rev
Custom	<b>GA-78LMT-S2P</b>		<b>5.11</b>
Date:	Thursday, October 04, 2012	Sheet	2 of 27

www.xinxunwei.com 400-800-9990  
RS780L CUSTOMER DESKTOP DESIGN






L0\_CADIN\_L[0..15] <-9>  
L0\_CADIN\_H[0..15] <-9>  
  
L0\_CADOUT\_L[0..15] <-9>  
L0\_CADOUT\_H[0..15] <-9>










Gigabyte Confidential  
Do not Copy

CPU\_VDD\_RUN = VCORE  
CPU\_VDDA\_RUN = VDDA25  
VLDT\_RUN = VCC12\_HT  
CPU\_VDDIO\_SUS = DDR18V  
CPU\_VTT\_SUS = DDRVTT  
  
VLDT\_A = VCC12\_HT  
VLDT\_B = HT12B




















L0\_CADIN\_L[0..15] <L0\_CADIN\_L[0..15] <4>  
L0\_CADIN\_H[0..15] <L0\_CADIN\_H[0..15] <4>

L0\_CADOUT\_L[0..15] <L0\_CADOUT\_L[0..15] <4>  
L0\_CADOUT\_H[0..15] <L0\_CADOUT\_H[0..15] <4>



EXP\_A\_RXP[0..15] >>> EXP\_A\_RXP[0..15] <17>  
EXP\_A\_RXN[0..15] >>> EXP\_A\_RXN[0..15] <17>  
EXP\_A\_TXP[0..15] >>> EXP\_A\_TXP[0..15] <17>  
EXP\_A\_TXN[0..15] >>> EXP\_A\_TXN[0..15] <17>




**GIGABYTE**

Title		
RS780 HT-LINK I/F		
Size	Document Number	Rev
Custom	GA-78LMT-S2P	5.11
Date:	Thursday, August 16, 2012	Sheet 9 of 27








- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

NB/CLOCK INPUT TABLE

NB/CLOCK	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPSPB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

\* the GFX\_REFCLK input is required for all cases



watch dog --  
RESTORE# 接 RESET








	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

**SEL_HTT66/REF0			OUT 3.3V 14.318MHz REF output.
IN	Low	100MHz differential HT clock, (Internal 120KΩ pull-down)	
	High	66MHz 3.3V single ended HT clock.	


**GIGABYTE**™

Title			RTM880T-792
Size	Document Number	Rev	5.11
Custom	GA-78LMT-S2P		
Date:	Thursday, August 16, 2012	Sheet	12 of 27





AZ\_RST#  
PULL ENABLE PCI  
HIGH MEM BOOT  
PULL DISABLE PCI  
LOW MEM BOOT  
DEFAULT



SB710/PCBGA528/A14/(10HB1-06B710-11R)

SB700 Part 4 of 5

ACPI / WAKE UP EVENTS

USB MISC

USB 1.1

GPIO

USB OC


HD AUDIO

INTEGRATED IC

INTEGRATED IC

USB11	FRONT PANEL
USB10	FRONT PANEL
USB9	FRONT PANEL
USB8	FRONT PANEL
USB7	FRONT PANEL
USB6	FRONT PANEL
USB5	FRONT PANEL
USB4	FRONT PANEL
USB3	REAR PANEL
USB2	REAR PANEL
USB1	REAR PANEL
USB0	REAR PANEL

either HWM inputs or PWR\_GD signals  
can be used for power-up sequencer



IMC\_GPIO17 IMC\_GPIO16


ROM TYPE:

H, H = Reserved

H, L = SPI ROM DEFAULT

L, H = LPC ROM

L, L = FWH ROM




GIGABYTE™

Title					
ATI SB710 ACPI/USB/GPIO/AUDIO					
Size	Document Number				Rev
Custom	GA-78LMT-S2P				5.11
Date:	Thursday, August 16, 2012			Sheet	14 of 27




**NOTE:**  
R650 IS 1K 1% FOR 25MHz XTAL, 4.99K 1% FOR 100MHz INTERNAL CLOCK





UZE		SB700	
		VSS, 1	A2
		VSS, 2	A25
		B1	B1
		VSS, 3	D7
		VSS, 4	F20
		VSS, 5	G19
T10	AVSS, SATA_1	VSS, 6	H8
U10	AVSS, SATA_2	VSS, 7	K11
U12	AVSS, SATA_3	VSS, 8	K3
V11	AVSS, SATA_4	VSS, 9	K8
V14	AVSS, SATA_5	VSS, 10	K16
W9	AVSS, SATA_6	VSS, 11	L7
Y9	AVSS, SATA_7	VSS, 12	L14
Y11	AVSS, SATA_8	VSS, 13	L10
Y14	AVSS, SATA_9	VSS, 14	L11
Y17	AVSS, SATA_10	VSS, 15	L12
Y17	AVSS, SATA_11	VSS, 15	L12
AA9	AVSS, SATA_12	VSS, 16	L16
AB0	AVSS, SATA_13	VSS, 17	M6
AB11	AVSS, SATA_14	VSS, 18	M10
AB13	AVSS, SATA_15	VSS, 19	M11
AB15	AVSS, SATA_16	VSS, 20	M13
AB17	AVSS, SATA_17	VSS, 21	M15
AC8	AVSS, SATA_18	VSS, 22	N4
AD8	AVSS, SATA_19	VSS, 23	N12
AE8	AVSS, SATA_20	VSS, 24	N14
		VSS, 25	P6
		VSS, 26	P9
		VSS, 27	P10
		VSS, 28	P11
A15	AVSS, USB_1	VSS, 29	P11
B15	AVSS, USB_2	VSS, 30	P13
C14	AVSS, USB_3	VSS, 31	P15
D8	AVSS, USB_4	VSS, 32	R1
D9	AVSS, USB_5	VSS, 33	R2
D11	AVSS, USB_6	VSS, 34	R4
D12	AVSS, USB_7	VSS, 35	R8
D14	AVSS, USB_8	VSS, 36	R10
D15	AVSS, USB_9	VSS, 37	R12
E15	AVSS, USB_10	VSS, 38	R14
F12	AVSS, USB_11	VSS, 39	T11
G9	AVSS, USB_12	VSS, 40	T12
H9	AVSS, USB_13	VSS, 41	T14
H17	AVSS, USB_14	VSS, 42	U4
J9	AVSS, USB_15	VSS, 43	U6
J11	AVSS, USB_16	VSS, 44	V14
J12	AVSS, USB_17	VSS, 45	V18
J14	AVSS, USB_18	VSS, 46	AB1
K15	AVSS, USB_19	VSS, 47	AB9
K16	AVSS, USB_20	VSS, 48	AB25
K17	AVSS, USB_21	VSS, 49	AE1
K18	AVSS, USB_22	VSS, 50	AE24
K14	AVSS, USB_23		
K15	AVSS, USB_24		
		PCIE, CK_VSS, 9	P23
		PCIE, CK_VSS, 10	R16
		PCIE, CK_VSS, 11	R19
		PCIE, CK_VSS, 12	T17
		PCIE, CK_VSS, 13	U18
		PCIE, CK_VSS, 14	U20
H18	PCIE, CK_VSS, 1	PCIE, CK_VSS, 15	V18
J17	PCIE, CK_VSS, 2	PCIE, CK_VSS, 16	V21
J22	PCIE, CK_VSS, 3	PCIE, CK_VSS, 17	W19
K25	PCIE, CK_VSS, 4	PCIE, CK_VSS, 18	W21
M16	PCIE, CK_VSS, 5	PCIE, CK_VSS, 19	W22
M17	PCIE, CK_VSS, 6	PCIE, CK_VSS, 20	W24
M21	PCIE, CK_VSS, 7	PCIE, CK_VSS, 21	W25
P16	PCIE, CK_VSS, 8	PCIE, CK_VSS, 22	
F9	AVSSC	Part 5 of 5	AVSSCK
			L17





Date: Thursday, October 04, 2012 Sheet 16 of 27



## PCI SLOT 1,2

&lt;13&gt; AD[0..31] &lt;--&gt;












AD[0..31]

**GIGABYTE**


Title			
PCI SLOT 1			
Size	Document Number	Rev	
Custom	GA-78LMT-S2P	5.11	
Date:	Thursday, August 16, 2012	Sheet	18 of 27










## CPU\_FAN







## SYSTEM\_FAN









[illegible]








PWOK > NB\_PWRGD / SB\_PWRGD



( 1.8V , 1.2V , 1.1V ) > NB\_PWRGD 前 1ms

**GIGABYTE™**
**POWER SEQUENCE,EUP**

Title	Document Number		Rev
Size	Custom		5.11
Date:	Thursday, August 16, 2012	Sheet	25 of 27




GIGABYTE™

Title NB/SB POWER,VCC12HT,VDDA25,


Size Document Number GA-78LMT-S2P Rev 5.11

Date: Thursday, August 16, 2012 Sheet 26 of 27



### 5VDUAL





### ErP



### 3VDUAL



ISL6545 R9=>0, R8=>NC  
RT8120 R9=>NC, R8=>0



**GIGABYTE**

Title			DDR II POWER , VCC18
Size	Document Number	Rev	5.11
Custom	GA-78LMT-S2P		
Date:	Thursday, October 04, 2012	Sheet	27 of 27